远程工作雷达

ASIC电源工程师

ASIC Power Engineer

AI开发工程限定地区(需当地身份)与中国几乎无重叠,需长期倒时差
公司Positron AI
薪资未公开
工作地点United States、Canada
地域资格限定地区(需当地身份)
时区要求与中国几乎无重叠,需长期倒时差
用工类型permanent
发布时间26 天前
数据来源4dayweek.io
前往 4dayweek.io 查看并投递 →
注意地域限制:该职位明确限定在 United States、Canada 招聘。如果你是位于中国大陆的求职者,通常需要当地工作身份才能投递,或需与雇主确认是否接受独立合同(Contractor)形式合作。
作息提示:与中国几乎无重叠,需长期倒时差。

**关于 Positron AI**

Positron AI 专注于开发定制硬件系统以加速 AI 推理。这些推理系统相比传统 GPU 系统在性能和效率方面有显著提升,带来了每美元和每瓦特性能的优势。Positron 的目标是打造全球最佳的 AI 推理系统。

### **职位概述**

该职位负责 Positron AI 加速器路线图中的电源架构、估算、优化和验证。您将从架构建模到芯片验证,定义电源方法,确保在满足严格的功耗和热约束的同时实现行业领先的每瓦性能。

### **主要职责**

**电源架构与策略**

- 负责整体芯片电源策略,定义动态功耗、漏电功耗、时钟功耗、内存功耗、互连功耗、SerDes 功耗、空闲功耗和峰值功耗的方案。

**电源建模**

- 在整个开发生命周期中建立准确的电源模型,从早期架构估算到 RTL 和门级估算。
- 进行基于向量和活动驱动的电源分析,以验证估算结果是否符合实际工作负载行为。

**电源优化**

- 推动电源优化技术,包括时钟门控、操作数隔离、电源门控、电压域和多 Vt 优化。
- 应用内存、流水线、翻转减少和数据传输优化技术,包括针对 AI 工作负载的特定方法。

**电源完整性**

- 与后端团队合作处理 IR 降压、电迁移(EM)、电源分配和电源网格规划。
- 定义上电顺序、电源域、复位顺序、隔离、保留和 UPF/CPF 规范。

**电源验证**

- 负责电源感知仿真和 UPF 验证。
- 主导复位验证、低功耗状态验证、唤醒验证和电源顺序验证。

**跨职能协作**

- 与架构、RTL、后端、固件、热管理、封装和系统工程团队紧密合作,确保在整个芯片开发流程中电源决策的一致性。

**AI 驱动的工程**

- 使用 AI 驱动的工具提高电源分析、回归问题定位、电源异常检测、活动聚类和优化机会识别。

### **所需资格**

- 12 年以上 ASIC 设计经验。
- 深入掌握低功耗设计技术和方法论。

查看英文原文

**About Positron AI**

Positron AI specializes in developing custom hardware systems to accelerate AI inference.  These inference systems offer significant performance and efficiency gains over traditional GPU-based systems, delivering advantages in both performance per dollar and performance per watt.  Positron exists to create the world's best AI inference systems.

### **Role Overview**

This role owns power architecture, estimation, optimization, and verification across Positron's AI accelerator roadmap. You will define power methodology from architectural modeling through silicon validation, ensuring industry-leading performance-per-watt while meeting aggressive power and thermal constraints.

### **Key Responsibilities**

**Power Architecture & Strategy**

- Own the overall chip power strategy, defining approaches for dynamic power, leakage, clock power, memory power, interconnect power, SerDes power, idle power, and peak power.

**Power Modeling**

- Develop accurate power models across the full development lifecycle, from early architectural estimation through RTL and gate-level estimation.
- Perform vector-based and activity-driven power analysis to validate estimates against real workload behavior.

**Power Optimization**

- Drive power optimization techniques including clock gating, operand isolation, power gating, voltage islands, and multi-Vt optimization.
- Apply memory, pipeline, toggle-reduction, and data-movement optimization techniques, including approaches tailored to AI workloads.

**Power Integrity**

- Partner with the backend team on IR drop, electromigration (EM), power distribution, and power grid planning.
- Define power-on sequencing, power domains, reset sequencing, isolation, retention, and UPF/CPF specifications.

**Power Verification**

- Own power-aware simulation and UPF verification.
- Lead reset verification, low-power state validation, wakeup validation, and power sequencing verification.

**Cross-Functional Collaboration**

- Partner closely with Architecture, RTL, Backend, Firmware, Thermal, Packaging, and System Engineering teams to align power decisions across the full chip development flow.

**AI-Enabled Engineering**

- Use AI-driven tools to improve power analysis, regression triage, power anomaly detection, activity clustering, and identification of optimization opportunities.

### **Required Qualifications**

- 12+ years of ASIC design experience.
- Deep expertise in low-power design techniques and methodologies.
- Hands-on experience with UPF/CPF power specification and verification flows.
- Expert-level proficiency with PrimePower and Joules or equivalent power analysis tools.
- Strong background working with advanced process nodes.
- A solid grasp of RTL design and its impact on chip power.
- Proven experience achieving aggressive power targets in production silicon.

### **Preferred Qualifications**

- Experience with AI accelerator architectures.
- Familiarity with LPDDR and HBM memory interfaces.
- Working knowledge of PCIe.
- Experience with dynamic voltage and frequency scaling (DVFS).
- Exposure to thermal modeling.
- Hands-on experience with silicon power validation.

#### **Leveling & Scope**

While this role is currently posted at a specific level, we are a growth-oriented organization and are open to hiring at a more senior level for the right candidate. Please note that this job description serves as a focused but generalized overview of the role; specific responsibilities and impact expectations will be tailored to the experience and seniority of the final hire.

### **What Success Looks Like**

Success in this role looks like power estimates that consistently predict silicon behavior, sustained performance-per-watt leadership across Positron's product line, and a power architecture that is reused and extended across future generations of chips.

### **Why Join Us?**

- Shape the power architecture foundation for a new generation of AI inference accelerators, with direct influence on Positron's performance-per-watt leadership.
- Work at the frontier of silicon and AI, on chips built specifically for the demands of large-scale LLM inference.

### **Compensation & Benefits**

The base salary range for this role is $200,000 – $300,000.

Please note that the figures provided represent the base salary range only and do not include other elements of our total compensation package, equity, or comprehensive benefits.

At Positron AI, we value the unique expertise each candidate brings. While the range above reflects our typical expectation for the position, we reserve the flexibility to exceed this range for candidates whose specialized skills, significant experience, or unique qualifications fall outside the standard scope of the role. Final offers are determined based on a variety of factors, including internal equity, and individual impact.

### **Benefits & Perks**

We want you to do your best work and feel confident that you and your family are taken care of. That means comprehensive coverage, real time to rest, and support for your future.

**Health and wellness**

- Fully company-paid medical, dental, and vision insurance for you and your dependents
- Company-paid life and disability coverage, with voluntary options to add more
- Supplemental hospital, critical illness, and accident coverage available

**Time off and flexibility**

- Unlimited paid time off, we encourage everyone to truly unplug and recharge
- 13 paid company holidays
- Remote-first culture with a company-provided computer and home office setup

**Compensation and future**

- Competitive salary and equity
- 401(k) with company matching, eligible from day one

### **Visa Support**

This position is open to candidates currently authorized to work in the U.S. We cannot provide new visa sponsorship for this role but are open to facilitating H-1B visa transfers for eligible candidates.

**Equal Opportunity Employer.** If you're excited about the role but don't meet every bullet, we'd still love to hear from you.

本页面信息整理自 4dayweek.io,版权归原发布方所有。职位可能随时关闭,投递请以原始页面为准。 本站只做信息聚合展示,不参与招聘流程,也不向求职者收取任何费用。

该公司其他在招职位

建模与仿真工程师

Positron AIUnited Statespermanent5 天前
开发工程限定地区(需当地身份)与中国几乎无重叠,需长期倒时差

ASIC物理设计工程师

Positron AIUnited States、Canadapermanent7 天前
开发工程限定地区(需当地身份)与中国几乎无重叠,需长期倒时差

AI先行部署工程师

Positron AIUnited Statespermanent7 天前
AI开发工程限定地区(需当地身份)与中国几乎无重叠,需长期倒时差

ASIC设计工程师

Positron AIUnited Statespermanent15 天前
开发工程限定地区(需当地身份)与中国几乎无重叠,需长期倒时差

← 返回全部职位