出海雷达

Design Verification Engineer - Contractor

开发工程限定地区(需当地身份)
公司Verilab
薪资未公开
工作地点United States
地域资格限定地区(需当地身份)
时区要求日间重叠约 9 小时,基本正常作息
用工类型Contractor
发布时间今天
数据来源Himalayas
前往 Himalayas 查看并投递 →
注意地域限制:该职位明确限定在 United States 招聘。如果你是位于中国大陆的求职者,通常需要当地工作身份才能投递,或需与雇主确认是否接受独立合同(Contractor)形式合作。
关于本页中文:职位描述由本机离线模型翻译,属机器翻译,供快速判断用;正式沟通与投递请以英文原文为准。官方翻译通道恢复后会自动重译升级。

工作简介:Verilab 正在寻找经验丰富的验证工程师,以提供高质量的验证服务支持我们的客户。我们的项目涵盖了多种设计和应用领域,包括音频,汽车,通信,处理器,空间和视频。作为承包商,你将为验证规划和实施贡献自己的专业知识,并由参与范围定义责任。你将开发强大的验证环境,解决复杂技术挑战,帮助实现项目的里程碑和验证关闭。你将与 Verilab 顾问和客户工程团队合作,带来技术见解,清晰的沟通和对产品的拥有。这是一个机会,在行业中一些最有知识的人身旁工作时,应用你的经验到具有挑战性的设计上。要求关键资格 ·电子工程,计算机工程或计算机科学中的 BSc/MSc. ·至少7年的项目证明验证经验。·强大的系统 Verilog/UVM 开发经验,包括:·区块和集成水平验证。·从零开始发展覆盖驱动的自检验环境。·基于高层次的序列刺激。·包括数据翻译和订单的分数板,复杂的交易检查器。· 注册模型。· AXI,DDRx,PCIe 和 USBx 等协议的规范级别检查。· 经验证明的核实计划经验,包括:· 要求捕获和追溯性。· 努力估计和优先定位。· 使用指标来评估进展和核实关闭。· 从规划到实施时掌握达成协议的产品的能力。· 满足有挑战性的项目截止日期并解决技术挑战的经验。· 有效的沟通和与顾问,客户和工程团队合作。额外要求额外要求 · 所有候选人必须是美国公民 (公民或永久居民). · 需要旅行的能力。最初发布在喜马拉雅山脉

查看英文原文

Description
Job Summary
Verilab is seeking an experienced verification engineer for a contract engagement supporting our clients with high quality verification services. Our projects span a diverse range of designs and application areas, including audio, automotive, communications, processors, space, and video.
As a contractor, you will contribute your expertise to verification planning and implementation, with responsibilities defined by the scope of the engagement. You will develop robust verification environments, address complex technical challenges, and help achieve project milestones and verification closure.
You will collaborate with Verilab consultants and client engineering teams, bringing technical insight, clear communication, and ownership of your deliverables. This is an opportunity to apply your experience to challenging designs while working alongside some of the most knowledgeable people in the industry.
Requirements
Key Qualifications

  • BSc/MSc in Electronic Engineering, Computer Engineering, or Computer Science.
  • At least 7 years of project-proven verification experience.
  • Strong SystemVerilog/UVM development experience, including:
  • Block and integration level verification.
  • Development of coverage driven, self-checking verification environments from scratch.
  • High level sequence based stimulus.
  • Complex transaction based checkers, including scoreboards with data translation and ordering.
  • Register models.
  • Specification level checks for protocols such as AXI, DDRx, PCIe, and USBx.
  • Demonstrated verification planning experience, including:
  • Requirements capture and traceability.
  • Effort estimation and prioritization.
  • Use of metrics to assess progress and determine verification closure.
  • Ability to take ownership of agreed deliverables, from planning through implementation.
  • Experience meeting demanding project deadlines and resolving technical challenges.
  • Effective communication and collaboration with consultants, clients, and engineering teams.

Additional Requirements
Additional Requirements

  • All candidates must be a US person (citizen or permanent resident).
  • The ability to travel is required.

Originally posted on Himalayas

本页面信息整理自 Himalayas,版权归原发布方所有。职位可能随时关闭,投递请以原始页面为准。 本站只做信息聚合展示,不参与招聘流程,也不向求职者收取任何费用。

← 返回全部职位