出海雷达

高级信号完整性工程师(加拿大)

Senior Signal Integrity Engineer (Canada)

开发工程限定地区(需当地身份)
公司Delart
薪资未公开
工作地点Canada
地域资格限定地区(需当地身份)
时区要求日间重叠约 6 小时,基本正常作息
用工类型Full Time
发布时间14 天前
数据来源Himalayas
前往 Himalayas 查看并投递 →
注意地域限制:该职位明确限定在 Canada 招聘。如果你是位于中国大陆的求职者,通常需要当地工作身份才能投递,或需与雇主确认是否接受独立合同(Contractor)形式合作。

职位描述

Delart 拥有一支世界级的工程师和项目负责人团队,致力于开发下一代先进网络技术、消费设备和创新技术解决方案。我们被全球领先的科技公司所信赖,提供高度可扩展、关键任务型的解决方案,为全球的消费者和企业应用提供支持。自2017年成立以来,我们一直走在设计前沿网络、电信和消费产品的最前沿,同时推动端到端项目执行并创造变革性的技术应用。

概述
领导最先进的高速数字接口的信号和电源完整性解决方案的推进工作,通过严格的电磁仿真和深入的PCB设计专业技能,实现稳健的接口性能。该职位在开发实用的设计指南并确保高级硬件系统中运行至448Gbps的数字链路可靠性方面起着关键作用。

职责

  • 使用Ansys HFSS和Keysight ADS等工具对下一代接口(224Gbps、448Gbps)进行高频电磁仿真。
  • 使用行业标准的仿真软件执行详细的电源分配网络(PDN)分析。
  • 分析和验证高级PAM4(56Gbps、112Gbps)和NRZ(最低25Gbps)数字接口的信号完整性,包括仿真与测量数据之间的全面眼图、抖动/噪声以及S参数相关性分析。
  • 在可操作的指南中开发、应用并记录阻抗控制、传输线设计、PCB堆叠和实际PCB制造工艺的最佳实践。
  • 准备精确的技术文档,说明仿真方法、发现和建议,以指导和支持硬件开发生命周期。
  • 将以太网高速接口标准(25G/100G/400G/800G)的知识融入仿真和分析任务中。
  • 与PCB布局工程师合作,评估和优化服务器、数据中心和网络硬件平台中的信号和电源完整性布局。

最低要求

  • 至少5年直接参与高速数字系统信号完整性仿真的实际经验。
  • 熟练掌握Ansys HFSS、Cadence Sigrity、PowerSI、Ansys SIwave和Keysight ADS。
查看英文原文

About the job

Delart is home to a team of world-class engineers and project leaders dedicated to developing the next generation of advanced networking technologies, consumer devices, and innovative technology solutions. Trusted by some of the world’s leading technology companies, we deliver highly scalable, mission-critical solutions that power both consumer and business applications globally. Since our founding in 2017, we have been at the forefront of designing cutting-edge networking, telecommunications, and consumer products, while driving end-to-end project execution and creating transformative technology applications.

Overview
Lead the advancement of signal and power integrity solutions for state-of-the-art high-speed digital interfaces, driving robust interface performance through rigorous electromagnetic simulation and in-depth PCB design proficiency. This role is instrumental in developing practical design guidelines and ensuring the reliability of digital links operating up to 448Gbps within advanced hardware systems.
Responsibilities

  • Conduct high-frequency electromagnetic simulations of next-generation interfaces (224Gbps, 448Gbps) utilizing tools such as Ansys HFSS and Keysight ADS.
  • Execute detailed power delivery network (PDN) analysis with industry-standard simulation software.
  • Analyze and validate signal integrity for advanced PAM4 (56Gbps, 112Gbps) and NRZ (minimum 25Gbps) digital interfaces, including comprehensive eye diagram, jitter/noise, and S-parameter correlation between simulation and measurement data.
  • Develop, apply, and document best practices in impedance control, transmission line design, PCB stack-ups, and practical PCB manufacturing processes within actionable guidelines.
  • Prepare precise technical documentation on simulation approaches, findings, and recommendations to inform and support the hardware development lifecycle.
  • Integrate a working knowledge of Ethernet high-speed interface standards (25G/100G/400G/800G) into simulation and analysis tasks.
  • Partner with PCB layout engineers to evaluate and optimize board layouts for signal and power integrity in server, data center, and network hardware platforms.

Minimum Qualifications

  • Minimum 5 years of direct, hands-on experience performing signal integrity simulations for high-speed digital systems.
  • Demonstrated proficiency with Ansys HFSS, Cadence Sigrity, PowerSI, Ansys SIwave, and Keysight ADS.
  • Proven expertise with high-speed digital links, including PAM4 (56Gbps, 112Gbps) and NRZ (≥25Gbps).
  • Extensive knowledge of signal and power integrity methodologies, PCB stack-up optimization, impedance control, and fabrication/process constraints.
  • Strong organizational skills along with exceptional technical documentation capabilities.

Preferred Qualifications

  • Master’s degree in Electrical Engineering, Physics, Mathematics, or a related technical discipline, or equivalent professional experience.
  • 8+ years of experience with end-to-end signal and power integrity analysis for high-performance electronic hardware.
  • Expertise in authoring comprehensive design guidelines for ultra-high-speed interconnects and electronic systems.
  • Experience in direct collaboration with PCB fabrication vendors to implement and verify complex impedance-controlled circuit board layouts.

Benefits

Delart provides competitive benefits and compensation across all regions where we operate. In the United States, our benefits package includes premium PPO and HMO medical insurance, dental and vision coverage, flexible spending accounts (FSA), life insurance, short- and long-term disability insurance, a company-matched 401(k) plan, and a generous paid time off policy.

Join us in shaping the future of technology. Apply today!

Delart is an equal opportunity employer. We celebrate diversity and are dedicated to fostering an inclusive workplace for all employees. We strictly prohibit discrimination or harassment of any kind based on race, color, religion, age, sex, national origin, disability, genetics, veteran status, sexual orientation, gender identity, or any other characteristic protected by law.

Originally posted on Himalayas

本页面信息整理自 Himalayas,版权归原发布方所有。职位可能随时关闭,投递请以原始页面为准。 本站只做信息聚合展示,不参与招聘流程,也不向求职者收取任何费用。

← 返回全部职位