出海雷达

Photonics Layout Engineer

开发工程设计限定地区(需当地身份)
公司Voyant Photonics
薪资$120,000 - $190,000/年
工作地点United States
地域资格限定地区(需当地身份)
时区要求日间重叠约 9 小时,基本正常作息
用工类型Full Time
发布时间今天
数据来源Himalayas
前往 Himalayas 查看并投递 →
注意地域限制:该职位明确限定在 United States 招聘。如果你是位于中国大陆的求职者,通常需要当地工作身份才能投递,或需与雇主确认是否接受独立合同(Contractor)形式合作。
关于本页中文:职位描述由本机离线模型翻译,属机器翻译,供快速判断用;正式沟通与投递请以英文原文为准。官方翻译通道恢复后会自动重译升级。

摄影设计工程师 (远程)我们:Voyant Photonics 正在缩了控制和高速转换光的光芯片的边界。它们提供下一代,用于机器人和自主化的芯片尺度 FMCW LiDAR 以及人工智能数据中心的光电路开关 (OCS).我们位于纽约市的一支实践团队设计,建造和部署沿线硬件来解决问题,从 AI 机器如何看到到人工智能如何扩展。为什么加入我们?在 Voyant,你将帮助开发一些最复杂的光晶片,涵盖两个应用程序:数据中心的 opt 电路开關和芯片尺寸 LiDAR 传感。你将解决大型光学一体化中的挑战性问题,包括密集的波导路由,多层光学布局和复杂的死线和网格级地板规划。我们的 PIC 整合了数百到数千个光学组件,需要创新式布局方法来平衡光学性能,芯片尺寸和可制造性。作为光学布景工程师,你将从初始地板规劃到带状况时掌握 PIC 布局。你将有机会开发自动布局方法,解决复杂的路由挑战,并与光学设计师和其他工程团队紧密合作在快速启动环境中。· 开发和实施复杂光子集成电路的布局,从组件级测试结构到大型系统 PIC. · 将光子图谱和设计要求转化为高效的可制造 GDSII 布局。·实现密集波导路由,多层光学互联网以及死线和形水平地板规划。·开发和维护参数化的光子组件细胞 (PCell) 和可重用布局库。·创建基于 Python 的脚本和自动化工具来生成布局,路由和设计验证。·整合光子和电气布局,包括电路由,接触板和包装接口。· 执行物理验证和调试,包括 DRC,LVS 和光学连接检查。· 与光子设计师,包装工程师和造厂合作伙伴进行优化布局并支持带外传递。我们正在寻找什么?·电气工程,光学,物理学,光学工程或相关领域的 BS 或 MS. · 2年以上光子集成电路布局经验,最好是在光学或光学中。

查看英文原文

Photonics Layout Engineer (Remote)
About us:
Voyant Photonics is bushing the boundaries of silicon photonic chips that steer and switch light at high speed. They power next generation, chip-scale FMCW LiDAR for robotics and autonomy, and optical circuit switches (OCS) for AI data centers. Based in NYC, we’re a hands-on team designing, building, and deploying frontier hardware to solve problems that matter, from how machines see to how AI scales.
Why Join Us?
At Voyant, you'll help develop some of the most sophisticated silicon photonic chips, spanning two applications: optical circuit switching for AI data centers and chip-scale LiDAR sensing.
You'll tackle challenging problems in large-scale photonic integration, including dense waveguide routing, multilayer photonic layouts, and complex die- and reticle-level floorplanning. Our PICs integrate hundreds to thousands of optical components, requiring innovative layout approaches that balance optical performance, chip dimensions, and manufacturability.
As a Photonic Layout Engineer, you'll take ownership of PIC layouts from initial floorplanning through tapeout. You'll have the opportunity to develop automated layout methodologies, solve complex routing challenges, and work closely with photonic designers and other engineering teams in a fast-paced startup environment.
What You'll Do:

  • Develop and implement layouts for complex photonic integrated circuits, from component-level test structures to large-scale system PICs.
  • Translate photonic schematics and design requirements into efficient, manufacturable GDSII layouts.
  • Implement dense waveguide routing, multilayer optical interconnects, and die- and reticle-level floorplanning.
  • Develop and maintain parameterized photonic component cells (PCells) and reusable layout libraries.
  • Create Python-based scripts and automation tools for layout generation, routing, and design verification.
  • Integrate photonic and electrical layouts, including electrical routing, contact pads, and packaging interfaces.
  • Perform and debug physical verification, including DRC, LVS, and optical connectivity checks.
  • Collaborate with photonic designers, packaging engineers, and foundry partners to optimize layouts and support tapeout submissions.

What We're Looking For

  • B.S. or M.S. in Electrical Engineering, Photonics, Physics, Optical Engineering, or a related field.
  • 2+ years of experience in photonic integrated circuit layout, preferably in silicon photonics or a similar platform.
  • Proficiency with photonic layout tools such as GDSFactory, IPKISS, KLayout, or equivalent.
  • Strong Python scripting skills, including experience with layout automation or parameterized designs.
  • Experience with photonic waveguide routing, component placement, and chip-level layout integration.
  • Familiarity with silicon photonics foundry PDKs, design rules, and tapeout processes.
  • Strong attention to detail, problem-solving skills, and ability to collaborate in a multidisciplinary team.

Nice to Have

  • Experience with large-scale PIC layout, optical switching networks, or complex photonic routing architectures.
  • Experience with multilayer silicon/silicon nitride photonic platforms and interlayer optical transitions.
  • Experience developing automated routing, placement optimization, or layout generation algorithms.
  • Familiarity with Cadence Virtuoso, SKILL, or electrical layout and EDA integration.
  • Experience with photonic-electronic co-layout, packaging interfaces, or commercial silicon photonics foundry tapeouts.

Life at Voyant
We build frontier hardware & systems from our lab and office in Midtown Manhattan, where optical tables, lab benches and electronics sit alongside traditional office space. Our work is hands-on and primarily in person, but we don’t run on a rigid 9-to-5. We partner with customers across time zones, so some calls start early or run late, and we adjust schedules around them. We run a high-trust, high-accountability environment: you’ll own meaningful work, move quickly and often wear more than one hat. Voyant provides catered lunch every day at HQ, and we’re a diverse group of food lovers from around the world who enjoy sharing food, culture and technical ideas around the lunch table.
Equal Opportunity Employer
Voyant Photonics is an equal opportunity employer committed to building a diverse and inclusive workplace. We welcome applicants from all backgrounds and do not discriminate based on race, color, religion, gender, gender identity or expression, sexual orientation, pregnancy, marital or partnership status, age, national origin, citizenship, veteran or military status, disability, medical condition, genetic information, caregiver status, or any other characteristic protected by law.
Compensation Range: $120K - $190K
Originally posted on Himalayas

本页面信息整理自 Himalayas,版权归原发布方所有。职位可能随时关闭,投递请以原始页面为准。 本站只做信息聚合展示,不参与招聘流程,也不向求职者收取任何费用。

← 返回全部职位