出海雷达

高级测试工程师

Senior Test Engineer

开发工程明确接受中国求职者
公司Upscale, Inc.
薪资2,087,802 - 2,269,372/年 TWD
工作地点中国台湾
地域资格明确接受中国求职者
时区要求日间重叠约 9 小时,基本正常作息
用工类型Full Time
发布时间4 天前
数据来源Himalayas
前往 Himalayas 查看并投递 →
明确接受中国求职者:该职位的地域要求包含中国,可正常投递。

Why join Upscale, Inc.
Upscale, Inc., is building the high-performance infrastructure powering the next generation of artificial intelligence. Backed by over $300M in funding and rapid global adoption, we are scaling systems designed for the world’s most demanding AI workloads.
We focus on first-principles engineering across silicon, systems, and networking—where performance, scale, and execution are critical. Our team is talent-dense and high-performing. We value ownership, technical rigor, and speed, and we offer the opportunity to work on foundational problems with immediate, real-world impact.
If you’re looking to do high-impact work, move fast, and help define the infrastructure behind the future of AI—Upscale is where you can produce meaningful work at the frontier—and operate at a high standard.

About the job

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Upscale AI's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

Upscale AI’s SOCs are the most advanced in the world. In this role, you will help to manufacture the SoC’s that power these data centers by developing and deploying comprehensive manufacturing test and data analytics solutions for high-volume manufacturing at wafer fabrications and Outsourced Semiconductor Assembly and Tests (OSAT’s). You will have an opportunity to create silicon in the most advanced technologies and follow it into the field to close the loop back to design and test for the next-generation of chips. You will help to integrate SoC technologies into devices and drive manufacturing test flows to assure performance and screen devices. You will drive yield improvement, cost optimization and work closely with cross-functional teams to ensure the optimal test coverage in production to ensure high quality SoCs. You will need to have a strong understanding of Integrated Circuit (IC) flows, wafer processing, testing, qualification, diagnostics, and failure analysis. You will work with various groups to deploy screening methodologies and flows for data processing, analytics and diagnostics. You will drive the release of cost-effective production test solutions into mass production to hit yield and quality goals.

Responsibilities

  • Develop and implement high-volume manufacturing strategies for SoC products, optimize ATE/SLT test coverage, reduce Defective parts per million (DPPM) and test costs, and manage product data integration.
  • Accelerate mass production via test program releases, data analytics, lot disposition, test time reduction, yield improvement, and return merchandise authorization (RMA) handling.
  • Partner with cross-functional teams (Test, Quality, Packaging, Operations) to deploy and maintain high-volume manufacturing (HVM) screening solutions.
  • Manage database integration for wafer sort (CP), final test, and SLT, while overseeing test program integration, production release, binning, manufacturing flow definition, NPI material handling, and foundry process optimization.

Qualifications

  • Experience with industry standards, design tools, and design for testing (DFT) best practices, including at-speed transition delay fault (TDF), automatic test pattern generation (ATPG), memory built-in self-test (MBIST), memory repair, diagnostic tools, and yield improvement.
  • Experience with product engineering, supply chain data analytics and diagnostics for High Volume Manufacturing and NPI.
  • Experience evaluating customer returns with ATE and SLT, identifying coverage gaps, developing incremental structural and functional patterns to address quality issues, Statistical analysis (e.g., JMP), Yield Management Systems (e.g., Exensio, YieldExplorer, JMP), and Python for data analytics.
  • Understanding of skew lot definition, data collection, characterization, data analysis and report.
  • Bachelor’s degree in electrical engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
  • 8 years of experience in product engineering or test engineering.
  • 1 year of experience in people management, developing employees.
  • Experience with product engineering, supply chain data analytics or diagnostics for manufacturing or New Product Introduction (NPI).

Where you fall within that range depends on your experience, skills, and impact—we benchmark against internal levels to keep things fair and consistent.
Equal Opportunity
Upscale, Inc., is building a team that reflects a wide range of perspectives, backgrounds, and experiences. We’re proud to be an Equal Opportunity Employer and consider all qualified applicants regardless of race, color, religion, national origin, sex, sexual orientation, gender identity, disability, or veteran status.
Accessibility & Accommodations
We’re committed to making our hiring process accessible to everyone. If you need accommodations at any stage, just reach out to us at —we’re happy to help. Note: This inbox is only for accommodation requests.
Originally posted on Himalayas

本页面信息整理自 Himalayas,版权归原发布方所有。职位可能随时关闭,投递请以原始页面为准。 本站只做信息聚合展示,不参与招聘流程,也不向求职者收取任何费用。

该公司其他在招职位

高级测试经理

Upscale, Inc.中国台湾3,499,214 - 3,729,519/年 TWDFull Time4 天前
开发工程职能支持明确接受中国求职者

← 返回全部职位